![]() |
||||||||||||
|
This information are preliminary depending on experience with the SPE FPGA board. The SPE card is in development. It should support fast communication downto 50 µs cycle with 10 MBit/s robust industrial communication in ring topology with a modified layer 2 OSI standard but also for standard communication in multidrop or star topology. SpeA-Manual description SpeA-Board description SpeA-FPGA functions and description ![]() |