org.vishia.fpga

Annotation Type Fpga.VHDL_PROCESS

public static @interface Fpga.VHDL_PROCESS

Defines an numeric variable in VHDL as STD_LOGIC_VECTOR( DOWNTO 0) This is necessary if numeric operations are done.